

General Description:

8N90, the silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-220F, which accords with the RoHS standard.

Features:

- | Fast Switching
- | ESD Improved Capability
- | Low Gate Charge (Typical Data:47nC)
- | Low Reverse transfer capacitances(Typical:12pF)
- | 100% Single Pulse avalanche energy Test

Applications:


Power switch circuit of adaptor and charger.

Absolute ($T_J = 25^\circ\text{C}$ unless otherwise specified):

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	900	V
I_D	Continuous Drain Current $T_C = 25^\circ\text{C}$	8	A
	Continuous Drain Current $T_C = 100^\circ\text{C}$	5.4	A
I_{DM}^{a1}	Pulsed Drain Current $T_C = 25^\circ\text{C}$	32	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}^{a2}	Single Pulse Avalanche Energy	340	mJ
dv/dt^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation $T_C = 25^\circ\text{C}$	57	W
	Derating Factor above 25°C	0.46	W/ $^\circ\text{C}$
$V_{ESD(G-S)}$	Gate source ESD (HBM-C= 100pF, $R=1.5\text{k}\Omega$)	4000	V
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	$^\circ\text{C}$
T_L	Maximum Temperature for Soldering	300	$^\circ\text{C}$

V_{DSS}	900	V
I_D	8	A
$P_D (T_C=25^\circ\text{C})$	57	W
$R_{DS(ON)Typ}$	1.3	Ω

TO-220F



Electrical Characteristics (T_J= 25°C unless otherwise specified):

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{DSS}	Drain to Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	900	--	--	V
ΔBV _{DSS} /ΔT _J	Bvdss Temperature Coefficient	I _D =250uA, Reference 25°C	--	0.6	--	V/°C
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 900V, V _{GS} = 0V, T _J = 25°C	--	--	25	μA
		V _{DS} = 720V, V _{GS} = 0V, T _J = 125°C	--	--	250	
I _{GSS(F)}	Gate to Source Forward Leakage	V _{GS} = +20V	--	--	10	μA
I _{GSS(R)}	Gate to Source Reverse Leakage	V _{GS} = -20V	--	--	-10	μA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R _{DS(ON)}	Drain-to-Source On-Resistance	V _{GS} =10V, I _D =4A	--	1.3	1.5	Ω
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	2.0		4.0	V
Pulse width t _p ≤300μs, δ≤2%						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g _{fs}	Forward Trans conductance	V _{DS} =15V, I _D =4A	--	9.2	--	S
C _{iss}	Input Capacitance		--	2100	--	pF
C _{oss}	Output Capacitance	V _{GS} = 0V V _{DS} = 25V f = 1.0MHz	--	152	--	
C _{rss}	Reverse Transfer Capacitance		--	12	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t _{d(ON)}	Turn-on Delay Time	I _D = 8.0A V _{DD} = 450V V _{GS} = 10V R _G = 4.7Ω	--	16	--	ns
t _r	Rise Time		--	11	--	
t _{d(OFF)}	Turn-Off Delay Time		--	50	--	
t _f	Fall Time		--	23	--	
Q _g	Total Gate Charge	I _D = 8.0A V _{DD} = 450V V _{GS} = 10V	--	47	--	nC
Q _{gs}	Gate to Source Charge		--	10	--	
Q _{gd}	Gate to Drain ("Miller") Charge		--	17	--	

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I _S	Continuous Source Current (Body Diode)	T _C = 25°C	--	--	8	A
I _{SM}	Maximum Pulsed Current (Body Diode)		--	--	32	A
V _{SD}	Diode Forward Voltage	I _S =8.0A, V _{GS} =0V	--	--	1.5	V
t _{rr}	Reverse Recovery Time	I _S =8.0A, T _j = 25°C dI _F /dt=100A/us, V _{GS} =0V	--	305	--	ns
Q _{rr}	Reverse Recovery Charge		--	2.25	--	μC
Pulse width t _p ≤300μs, δ≤2%						

Symbol	Parameter	Max.	Units
R _{θJC}	Junction-to-Case	2.19	°C/W
R _{θJA}	Junction-to-Ambient	100	°C/W

Gate-source Zener diode						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{GSO}	Gate-source breakdown voltage	I _{GS} = ±1mA(Open Drain)	30			V
The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.						

^{a1}: Repetitive rating; pulse width limited by maximum junction temperature

^{a2}: L=20.0mH, I_D=5.8A, Start T_j=25°C

^{a3}: I_{SD}=8A,di/dt≤100A/us,V_{DD}≤BV_{DS}, Start T_j=25°C






Characteristics Curve:

Figure 2. Maximum Power Dissipation vs Case Temperature

Figure3. Maximum Continuous Drain Current vs Case Temperature

Figure 4. Typical Output Characteristics

Figure5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current


Figure 6. Maximum Peak Current Capability




Figure 7. Typical Transfer Characteristics




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current




Figure 8. Unclamped Inductive Switching Capability




Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature




Figure 11. Typical Breakdown Voltage vs Junction Temperature




Figure 12. Typical Threshold Voltage vs Junction Temperature




Figure 13. Maximum Forward Bias Safe Operating Area




Figure 14. Typical Capacitance vs Drain-to-Source Voltage




Figure 15. Typical Gate Charge vs Gate-to-Source Voltage





Figure 16. Typical Body Diode Transfer Characteristics



Test Circuit and Waveform




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms




Figure 21. Diode Reverse Recovery Test Circuit




Figure 22. Diode Reverse Recovery Waveform




Figure 23. Unclamped Inductive Switching Test Circuit





Figure 24. Unclamped Inductive Switching Waveforms

Package Information


Items	Values(mm)	
	MIN	MAX
A	9.60	10.4
B	15.4	16.2
B1	8.90	9.50
C	4.30	4.90
C1	2.10	3.00
D	2.40	3.00
E	0.60	1.00
F	0.30	0.60
G	1.12	1.42
H	3.40	3.80
	1.60	2.90
L*	12.0	14.0
N	2.34	2.74
Q	3.15	3.55
Φ P	2.90	3.30

*adjustable

TO-220F Package